Georgia Tech To Collaborate with Semiconductor Research on Chip Development

Georgia Institute of Technology in Atlanta is partnering with Semiconductor Research Corp. to create a $2.5 million research center focused on transistor interconnects and chip packaging. The Interconnect and Packaging Center (IPC) will bring academia, industry, and government together to develop faster performing chips that are more energy efficient.

The cooperative work of the center's participants is aimed at two objectives: creation of leading-edge technologies that connect billions of transistors on a chip, called interconnects, and improved ability of different chips to communicate with each other through enhanced packaging. Smaller, more powerful chips could be the result.

"Transistors have made enormous progress in speed, performance, and miniaturization, which places greater demand on the electrical connections between transistors, and between individual chips. The interconnect and packaging challenges are greater today than ever," said Paul Kohl, director for the IPC.

To facilitate huge computing gains, about half of the IPC research will focus on new 3D technology. 3D can provide the semiconductor industry with viable options for stacking multiple chips vertically at room temperature while maintaining millions of inter-die electrical connections.

"The 3D approach to packaging is one of the most promising options for improving functionality and performance to help ensure the continued success of the semiconductor industry," explained Scott List, director of Interconnect and Packaging Sciences for SRC-GRC, a Semiconductor Research entity dedicated to extending the future of CMOS. "2009 is clearly a very difficult time for the industry but continued sharing of research dollars in order to deliver these critical technologies provides a strong prescription for a brighter future."

Research efforts will take place at multiple institutions besides Georgia Tech, including Harvard, The University of Texas at Austin, Iowa State University, and Singapore's Nanyang Technological University.

SRC is providing $500,000 per year to IPC for three years. The State of Georgia is providing $320,000 for each of three years. The IPC will be based in the new Marcus Nanotechnology Building at Georgia Tech.

About the Author

Dian Schaffhauser is a former senior contributing editor for 1105 Media's education publications THE Journal, Campus Technology and Spaces4Learning.

Featured

  • interconnected nodes with currency symbols

    Gartner: Half of Gen AI Projects Could Exceed Budget by 2028

    Organizations may be underestimating the actual cost of generative AI as they move from experimentation to production, according to Gartner's "10 Best Practices for Optimizing Generative and Agentic AI Costs" report.

  • circuit patterns

    Anthropic Launches Lower-Cost Claude Sonnet 5

    Anthropic has released Claude Sonnet 5, positioning the model as its most autonomous mid-tier offering to date and a lower-cost alternative to its flagship Opus 4.8 system. The company said the model can plan multi-step tasks, operate tools such as browsers and terminals, and complete agentic work at a level that previously required larger and more expensive models.

  • abstract data flow

    Google Intros New Gemini Enterprise Agent Platform

    Google Cloud has announced a new platform for building and managing enterprise AI agents, as the company seeks to turn its Gemini models and Vertex AI tooling into a broader system for automating business workflows.

  • abstract electronic circuit board 3d rendering

    Report: Content Infrastructure, Governance Lag Behind Agentic AI Adoption

    AI agents have quickly moved into mainstream enterprise use, but the content infrastructure needed to support them has struggled to keep up, according to a new report from cloud content management company Box.