Georgia Tech To Collaborate with Semiconductor Research on Chip Development

Georgia Institute of Technology in Atlanta is partnering with Semiconductor Research Corp. to create a $2.5 million research center focused on transistor interconnects and chip packaging. The Interconnect and Packaging Center (IPC) will bring academia, industry, and government together to develop faster performing chips that are more energy efficient.

The cooperative work of the center's participants is aimed at two objectives: creation of leading-edge technologies that connect billions of transistors on a chip, called interconnects, and improved ability of different chips to communicate with each other through enhanced packaging. Smaller, more powerful chips could be the result.

"Transistors have made enormous progress in speed, performance, and miniaturization, which places greater demand on the electrical connections between transistors, and between individual chips. The interconnect and packaging challenges are greater today than ever," said Paul Kohl, director for the IPC.

To facilitate huge computing gains, about half of the IPC research will focus on new 3D technology. 3D can provide the semiconductor industry with viable options for stacking multiple chips vertically at room temperature while maintaining millions of inter-die electrical connections.

"The 3D approach to packaging is one of the most promising options for improving functionality and performance to help ensure the continued success of the semiconductor industry," explained Scott List, director of Interconnect and Packaging Sciences for SRC-GRC, a Semiconductor Research entity dedicated to extending the future of CMOS. "2009 is clearly a very difficult time for the industry but continued sharing of research dollars in order to deliver these critical technologies provides a strong prescription for a brighter future."

Research efforts will take place at multiple institutions besides Georgia Tech, including Harvard, The University of Texas at Austin, Iowa State University, and Singapore's Nanyang Technological University.

SRC is providing $500,000 per year to IPC for three years. The State of Georgia is providing $320,000 for each of three years. The IPC will be based in the new Marcus Nanotechnology Building at Georgia Tech.

About the Author

Dian Schaffhauser is a former senior contributing editor for 1105 Media's education publications THE Journal, Campus Technology and Spaces4Learning.

Featured

  • cloud icon with internal and external connections

    New Agentic AI Tool Analyzes Oracle Fusion and Workday Releases

    AI-powered automation platform Opkey has announced Release Advisor, a new agentic AI product aimed at helping Oracle Fusion and Workday customers analyze release updates, determine impact, and generate testing plans for their environments.

  • hand holding AI brain circuit with graduation cap surrounded by hexagonal education icons including books, videos and learning tools

    U.S. Department of Labor Defines 5 Key Areas of AI Literacy

    The United States Department of Labor (DOL) has released a new AI Literacy Framework detailing key aspects of AI literacy as well as "delivery principles" for effective AI literacy training.

  • Abstract speed motion blur in vibrant colors

    3 Ed Tech Shifts that Will Define 2026

    The digital learning landscape is entering a new phase defined by rapid advances in artificial intelligence, rising expectations for the student experience, and increasing pressure to demonstrate quality and accountability in online education.

  • Hand holding a glowing AI sphere

    Beyond the Hype: 5 Actionable Steps for Higher Ed to Master AI in 2026

    AI has arrived as a powerful, pervasive reality, bringing with it a whirlwind of innovation, new tools, and pressing questions. Here are five practical steps to help your institution navigate this rapidly evolving landscape and accelerate its path to real transformation.